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Abstract:  
p-type doping from the dielectric/semiconductor interface of a SnO2 thin film transistor (TFT) 
has been utilized to develop high carrier mobility balanced ambipolar oxide-transistor. To 
introduce this interfacial-doping, bottom-gate top-contact TFTs have been fabricated by using 
two different ion-conducting oxide dielectrics which contain trivalent atoms. These ion-
conducting dielectrics are LilnO2 and LiGaO2 respectively, containing mobile Li
+ ion. During 
SnO2 thin film fabrication on top of the ionic dielectric, those trivalent atoms allow p- doping 
to the interfacial SnO2 layer to introduce the hole conduction in channel of TFT. To realize 
this interfacial doping phenomena, a reference TFT has been fabricated with Li2ZnO2 
dielectric under the same condition that contains divalent zinc (Zn) atom. Our comparative 
electrical data indicates that TFTs with LilnO2 and LiGaO2 dielectric are ambipolar in nature 
whereas, TFT with Li2ZnO2 dielectric is a unipolar n-channel transistor which reveals the 
interfacial doping of SnO2. Most interestingly, by using LilnO2 dielectric, we are capable to 
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fabricated 1.0 V balanced ambipolar TFT with a high electron and hole mobility values of 7 
cm2 V-1 s-1and 8 cm2 V-1 s-1 respectively with an on/off ratio >102 for both operations which 
has been utilized for low-voltage CMOS inverter fabrication.  
  
1. Introduction 
Complementary metal-oxide-semiconductor (CMOS) is a technology for constructing 
different integrated and analog circuits that are used in microprocessors, microcontrollers, 
static RAM, image sensors, data converters, and highly integrated transceivers for many types 
of communication.[1-2] Two important characteristics of CMOS devices are high noise 
immunity and low static power consumption that makes CMOS as unbeatable technology for 
modern electronics. This CMOS circuit required complementary and symmetrical pairs of p- 
and n-channel thin-film transistors (TFTs) for logic functions.[3-5] However, if the deposition 
conditions of the p- and n- channel TFTs are not compatible, then it is quite difficult to 
fabricate a highly dense CMOS circuit in a single substrate.[4, 6] In such a scenario, ambipolar 
TFT can play an important role that shows both electron and hole conduction in a single TFT, 
based on the gate bias.[6-7] Beside this ambipolar CMOS inverter fabriation, ambipolar charge 
transport of TFT are widely used for the fabrication light emitting trnasistor,[8-9] flash 
memery[10-12] and artificialsynaptic emulation.[13] So far, several reports have been shown that 
individual single-nanostructured based transistors can show good ambipolar behavior,[14-16] 
but these transistors fail to give a solution for large areas and scalable fabrication. In this 
contest, thin film-based ambipolar transistors can play a better role and capacity for mass 
production. To date, most of the reported thin film ambipolar transistor has been fabricated by 
using organic small molecule and polymer semiconductor.[17-19] However, the main 
difficulties of these organic/polymer-based TFTs are its low carrier mobility and poor 
atmospheric stability for electron transport.[6, 11, 19] Relatively, lower-cost metal oxide 
semiconductors show much high environment stability with higher carrier mobility. Although, 
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it’s really hard to find an oxide semiconductor with good hole mobility, which limits the 
progress of oxide ambipolar TFT fabrication. So far, SnOx is the only reported oxide 
semiconductor that is capable of fabricating ambipolar TFT.[20] Although, in most of these 
cases, it requires a complex device architecture with a control deposition technique. Therefore, 
for low-cost portable electronics, it’s urgent to develop high-performance oxide ambipolar 
TFT by solution-processed technique with low operating voltage. Those low cost and low 
voltage ambipolar oxide TFT will be capable to fabricate cost-effective, stable and energy-
efficient CMOS inverter for portable electronics. 
Lowering the operating voltage of a TFT is a crucial issue for developing low operating 
voltage CMOS inverter which is required for portable optoelectronics devices. Till now many 
efforts have been given to developing low voltage TFT by using different high- oxide 
dielectric including Ta2O5
[21],  Y2O3
[22], TiO2
[23-24]
, ZrO2
[25-26], HfOx
[27]
, HfLaOx
[28]
, LaAlO3
[29]. 
In addition to oxide dielectric, polymer ion-gel and self-assembled monolayer (SAM) have 
been successfully utilized for low operating voltage organic TFT. However, such kind of ion-
gel or SAM dielectric is not compatible with a higher temperature fabrication process, like 
solution-processed oxide semiconductor. In this situation, ion-conducting oxide dielectric 
shows the best performance for low operating voltage transparent TFT fabrication.[30-35] 
Therefore, for high performance with low operating voltage ambipolar TFT fabrication, oxide 
semiconductor and ionic oxide dielectric is one of the best combination. In addition to that 
such kind of ambipolar TFT can be environmentally stable due to its intrinsic oxide nature.  
Tin oxide is commonly found as an n-type semiconductor. Although, the hole carrier can be 
introduced to the valance band of SnO2 mainly in two different ways. One of them is to create 
Sn vacancies which can introduce hole carrier to the valance band of SnO2 which is 
commonly achieved by sputtering method deposition.[36-38]  The other way is by chemical 
doping with group IIIA elements like indium (In), gallium (Ga) which can occupy a Sn site in 
the SnO2 lattice.
[39-42] Based on those earlier reports, we have fabricated SnO2 TFT by 
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choosing two ion-conducting oxide dielectrics that can introduce p-doping to the 
dielectric/semiconductor interface to enhanced hole conduction of SnO2. One of them is 
LiInO2, and the other one is LiGaO2, which can dope In and Ga respectively to an interfacial 
channel of SnO2. To identify the differences, we have also chosen Li2ZnO2 as a third ionic 
dielectric that contains divalent Zn atom, also has no role in introducing hole conduction in 
SnO2. Comparative electrical characterizations show that all TFTs can show clear n-channel 
behavior within 2.0 V operating voltage which is due to the common features of oxide 
semiconductor TFT fabricated on the ion-conducting dielectric.[30-31] However, TFT with 
LiInO2 and LiGaO2 dielectric show ambipolar behavior whereas a device with Li2ZnO2 
dielectric shows unipolar n-channel behaviour. Moreover, the device with LilnO2 dielectric 
shows balance carrier transport with high electron and hole mobility within 1.0 V operating 
voltage, which has been used to fabricate low voltage CMOS inverter. 
 
 
2. Experiment 
 
2.1. Synthesis of metal oxide semiconductor and ion-conducting dielectric 
The precursor solutions of LiInO2, LiGaO2, and Li2ZnO2, which were used as an ionic gate 
dielectric for metal oxide TFT was synthesized by low-cost solution-based synthesis. For the 
precursor solution of LiInO2 dielectric, a 300 mM solution of lithium acetate has been 
prepared by dissolved in 2-methoxyethanol. Similarly, 300 mM precursor solution of indium 
chloride, gallium nitrate, and zinc chloride solution were prepared separately by using 2-
methoxyethanol as a solvent. All these solutions except indium chloride were stirred at room 
temperature for one hour to get the clear solutions of those respective salts.  The indium 
chloride precursor solution took longer time to dissolve which required 24 hours of stirring 
and has been aged for one day at room temperature before deposition. For the preparation of 
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LiInO2 precursor, solutions of indium chloride and lithium acetate were mixed in a 1:1 ratio 
and stirred for one more hour at room temperature. Similarly, precursor solutions for LiGaO2 
and Li2ZnO2 were prepared by mixing lithium acetate with gallium nitrate and zinc chloride 
solutions respectively. Finally, a transparent precursor solution of these three ion-conducting 
dielectrics was used to deposit gate dielectric of our TFTs. A separate 300 mM solution of tin 
chloride was prepared by dissolving in 2 methoxyethanol followed by continuous stirring for 
one hour at room temperature that forms a clear solution. This solution was used for the SnO2 
semiconducting layer deposition for this TFT. 
 
p+-Si
LiInO2
LiGaO2
Li2ZnO2
 
 
Figure 1 Schematic view of the device structure 
 
2.2. Material Characterizations 
2.2.1. Thermal Analysis 
The thermal behavior LilnO2 was analyzed by thermogravimetric analysis (TGA) and 
differential thermal analysis (DTA) study. For this experiment, the precursor powder sample 
was prepared by evaporating the solvent of a mixed solution of lithium acetate and indium 
chloride. These studies have been performed in a nitrogen (N2) atmosphere at a flow rate of 
20 oC /minute. Figure 2 shows the TGA result in combination with DTA in which weight loss 
ensues in two steps. The first weight loss started from room temperature to 120 oC, 
corresponding to the residual water, trapped solvent, and moisture which are well supported 
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by DTA peak. This weight loss is ~8 % of the total amount. The second weight loss started 
from 470 oC and ended with 550oC and the sharp intense DTA exothermic peak is observed in 
this temperature range which indicates crystallization of sol-gel LiInO2 powder. There is a 
negligible weight loss between the temperatures range of 550oC to 800oC. This nature of DTA 
suggests the crystallization process of LiInO2 is occurring ~550 
oC at the highest rate. 
Thermal behavior of LiGaO2 is shown in Figure S1 which indicated the crystallization of this 
dielectrics is 550 0C and the crystallization temperature of dielectric Li2ZnO2 is also 500 
0C 
which has been reported in our earlier paper.[33] 
 
 
 
 
 
 
 
 
 
 
 
Figure 2 Thermal gravimetric analysis (TGA) and differential thermo-gravimetric analysis 
(DTA) curves of precursor powder LiInO2 
 
2.2.2. Structural Properties 
Grazing Incidence X-ray Diffraction (GIXRD) measurement was used to check the structural 
property of LiInO2 thin film. For this measurement, the thin film sample was prepared on a 
glass substrate and annealed at 550 oC for 1 hr. Fig. 3 a) shows the GIXRD data of LiInO2 
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a) b) 
thin film annealed at 550 oC. The diffraction peaks that originated from reflection planes of 
(103), (211) and (204) at peak 2 angles near about 35.51, 48.14 and 58.18 respectively, 
recognized the tetragonal crystal phase of LiInO2 which has been verified by JCPDS data (No. 
76-0427). These sharp diffraction peaks suggest that 550 oC annealing temperature is enough 
to achieve the crystalline phase of LiInO2 dielectric thin film. The GIXRD data for LiGaO2 
and Li2ZnO2 thin films are shown in Figures S2 and S3 respectively.  Figure S2 shows that 
the LiGaO2 is crystalline in nature and preferred crystalline orientation from reflection planes 
of (002) and (040) at peak 2 angles near about 35.8 and 57.8 respectively.[43] Similarly from 
Figure S3, clear reflection from (120) and (112) planes are observed for Li2ZnO2 that has 
been reported in our earlier work. [33] 
Fig. 3 b) represents Grazing Incidence X-ray Diffraction (GIXRD) analysis of SnO2 thin film 
prepared on a glass substrate annealed at 500 oC for 30 minutes. The diffraction peak of SnO2 
were assigned as 26.560, 33.920, 38.080 and 51.720 originated from reflection planes (110), 
(101), (200) and (211) respectively, suggest the tetragonal phase of SnO2.
[44]
  
 
 
 
Figure 3 a) GIXRD analysis of LiInO2 thin film at 550
0C annealing temperature and b) 
GIXRD analysis of SnO2 thin film at 500
0C annealing temperatures 
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a) b) 
2.2.3. Surface Morphology 
For TFT, the dielectric/semiconductor interface plays a crucial role in device performance. 
Therefore, atomic force microscopy (AFM) was used to study the surface morphology of 
dielectric thin film (p+-Si/ LiInO2) annealed at 550
oC as shown in the Figure 4). From AFM 
exploration, the root means square (rms) value of LiInO2 thin film is extracted approximately 
5 nm which is acceptable for solution-processed TFT. The 3-D image of LiInO2 thin-film 
AFM also suggests that the film is dense and void-free. Similarly, AFM studies of LiGaO2 
and Li2ZnO2 thin films have been performed which are shown in Figure S4 and S5 
respectively. These two pictures indicated the rms roughness for these two films are  ̴ 3 and 6 
nm respectively.  
 
 
 
 
 
 
Figure 4 Surface morphologies (scan surface area 3 x 3 µm) of the solution-processed LiInO2 
dielectric thin films for LiInO2/p
+-Si surface annealed at 550 oC a) 2-D topography b) 3-D 
topography 
 
2.2.3. Optical Properties of LilnO2 Thin Films 
The optical transmittance spectra of sol-gel derived LiInO2 thin film was recorded in the 
wavelength range 300–900 nm. Figure 5 a) showed the spectral transmittance spectra of 
LiInO2 film coated on a quartz substrate that was annealed at 550
oC for one hour. It was 
noticed that the dielectric sample has low transmittance in the ultra-violet region (300–400 
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nm) but high average transmittance ) in the visible region (400–850 nm). Higher 
transmittance in the visible region specifies the dielectric film is very smooth with low 
defect density and voids, which is very beneficial for the fabrication of high-performance 
TFT with low leakage current. For that reason, LiInO2 thin film can be a suitable candidate 
to use as a gate dielectric for high-performance TFT. The optical band gap energy of the 
LiInO2 thin film sample was calculated by extrapolating linear region of the plot 
(αhv)2 versus hv (Figure 5 b), where hv is the incident photon’s energy and α is the optical 
absorption coefficient. The extracted value of the energy band gap of LiInO2 is 3.6 eV, 
which is the same as previously reported.[45] The optical transmittance spectra and Tauc’s 
plot of LiGaO2 thin films are given in Figure S6 which looks very similar to nature with 
LiInO2. However, the extracted band gap of LiGaO2 is 5.5 eV which is much higher than 
LiInO2 thin film. However, the optical band gap of Li2ZnO2 is much lower (3.3 eV) which has 
been reported in our earlier work.[33] 
2 3 4
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Figure 5 a) Optical transmittance spectra of the solution-processed LilnO2 dielectric thin film 
annealed at 5500C LiInO2/quartz(inset) b) The Tauc’s plot corresponding to LilnO2 dielectric 
thin film 
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2.2.4. Device fabrication 
Three different types of TFTs have been fabricated by using LiInO2, LiGaO2, and Li2ZnO2 
dielectric thin film, respectively, with a bottom-gate top-electrode geometry which we called 
as TFT1, TFT2, and TFT3 respectively. All these devices have been fabricated on top of 
heavily doped p-type Si (p+-Si) substrates of dimension 15 mm x 15 mm. In the beginning, all 
these substrates were passes through routine cleaning in four different solutions as previously 
reported.[32] After routine cleaning, all the substrates were dried by passing dry air and 
immediately exposed to oxygen plasma for 5 min to remove unwanted organic residue 
(hydrocarbons) from the Si substrate and make the substrate hydrophilic. Such a hydrophilic 
surface offers smooth and pinhole-free thin film formation during spin coating which supports 
diminishing the trap state on the dielectric surface. Before spin coating, all precursor solutions 
were filtered through a syringe filter (PVDF -0.45µm) due to which film quality was 
improved. Afterward, the solution of the dielectric precursor of LiInO2 was spin-coated at 
4000 rpm for 50 seconds on the top of Si substrates under ambient atmospheric conditions. To 
remove the precursor solvent, the spin-coated film was kept on a hot plate at 80 oC for two 
minutes followed by the annealing process (350 oC) in a muffle furnace for half an hour. This 
process was repeated two more times. Finally, the dielectric thin film coated on Si substrate 
was annealed at 550 oC in a furnace for one hour to obtain the polycrystalline phase of LiInO2 
under ambient atmospheric condition. Similarly, for TFT2 and TFT3, LiGaO2 and Li2ZnO2 
thin films are deposited in a similar process by three successive coatings followed by 
annealing process at 550 0C and 500 0C for one hour and half an hour , respectively. Solution-
processed tin oxide (SnO2) that was used as a metal oxide semiconductor of TFTs, was coated 
on top of the ionic gate dielectric. In this deposition process, a 300 mM precursor solution of 
SnO2 was spin-coated onto three different ion-conducting dielectric films for three different 
types of TFTs fabrication which were kept on a preheated hot plate at 120 oC for 2 minutes 
for drying. After that, dried thin films were transferred to a furnace for annealing the film at 
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500 oC for half an hour to obtain a polycrystalline film of SnO2 on the dielectric surface. 
Finally, aluminum metal has been deposited on the top of SnO2 thin film by shadow mask 
process in a thermal evaporator that works as a source and drain electrodes of the devices. The 
width to length ratio of the TFT was 118 (W/L=23.6 mm/0.2 mm). 
 
2.2.4. Dielectric and Electrical characterizations 
 
To understand the electrical properties of the deposited dielectric thin films, current-voltage (I 
- V) measurements have been carried out using a metal-insulator-metal device architecture 
(p+-Si/dielectric/Al). The leakage current density of 5500C annealed LiInO2 dielectric thin 
film at 2 V is only 2.4 x 10-8Amp/ cm2 which is very low as compared to other previously 
reported dielectric (Figure 6a) .[32-33] This low leakage current density is the signature of the 
highly-dense dielectric thin film with very less defect density. Apart from this, the breakdown 
voltage of the device is  ~ 16 V, which is around sixteen-time higher than the normal 
operating voltage of the device (≤ 1 V). Thus, the above observations are fruitful evidence to 
use LiInO2 as a gate dielectric for ambipolar TFTs.  
The dielectric behavior of LiInO2 was examined in detail with the same device structure (p
+-
Si/LiInO2/Al) by measuring frequency-dependent capacitance (C - f) within the range of 20 
Hz to 1 MHz as shown in Figure 6 b). The capacitance of the LiInO2 film decreases with 
frequency particularly above 103 Hz because of its strong depends on ionic polarization due to 
the movement of  Li+ which is a relatively slow process. The measured capacitance per unit 
area of fabricated LiInO2 thin film is 478 nF/cm
2 which is significantly higher than the 
thermally grown SiO2 with similar thickness. This higher capacitance per unit area value of 
LiInO2 thin film indicates its suitability as a gate dielectric for low operating voltage TFT 
fabrication. Similarly, frequency-dependent capacitance characterization has been performed 
for LiGaO2 and Li2ZnO2 thin films, those are shown in Figure S7 and S8, respectively. The 
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measured capacitance per unit area for LiGaO2 thin film is 350 nF/cm
2, and Li2ZnO2 thin film 
is 312 nF/cm2. 
 
 
 
 
 
 
 
 
Figure 6 a) Leakage current density vs applied voltage of LiInO2 thin film annealed at 550 
oC 
with p+-Si/LiInO2/Al device structure b) capacitance versus frequency curves of solution-
processed ionic dielectric LiInO2 thin film annealed at 550 
oC  
 
To identify the device performance of three ion-conducting oxides (LiInO2, LiGaO2, and 
Li2ZnO2) as a gate dielectric, three different TFTs were fabricated on highly doped Si (p
+-Si) 
substrate using polycrystalline SnO2 as a channel semiconductor (Figure 1). As mention 
earlier, we named these three TFTs with LiInO2, LiGaO2, and Li2ZnO2 dielectrics as TFT1, 
TFT2 and TFT3 respectively. Fig. (7) Shows the output and transfer characteristics of all 
three TFTs under low voltage operation. The applied gate voltage was swept from -0.5V to 
2V for n-channel operation with drain voltage variation from 0 V to 1 V. On the other hand, 
for p-channel operation, gate voltage was varied from 0.5 V to -2 V with drain voltage 
variation from 0V to -1V. Figure 7a) and 8a) show the output characteristics of TFT1 under n-
channel and p-channel operation, respectively which shows drain current (ID) saturate under 
<1.0 V operation which is advantageous for low power electronics. Additionally, these data 
indicate that the nature of drain current amplification under n- and p-channel operation is very 
a) b) 
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much similar with same threshold voltage that results in almost the same saturation drain 
current at │Vg│=2 V for both types of operation which is the signature of the balanced 
ambipolar transistor. Fig.7 (d) and 8(c) shows the transfer characteristics for n- and p- channel 
operation of TFT1 and the drain current increases with either positive (for n-channel) or 
negative gate bias (for p-channel) under │Vd│=1 V which implies that this transistor “turns 
on“ under both types of gate bias. Similar characterizations have been done for TFT2 and 
TFT3. Figure 7b) and Figure 8b) shows the output characteristics of TFT2 for n-channel and 
p-channel transport respectively. Similarly, Figure 7e) and Figure 8d) shows the transfer 
characteristics for n-channel and p-channel transport respectively. These data indicated that 
TFT2 shows dominating n-channel transport and weak p-channel transport. On the other hand, 
TFT3 shows pure n-channel transport which has been identified from their output and transfer 
characteristics that are shown in Figure 7c) and Figure 7f), respectively. Instead of having 
their different charge transport nature, output characteristics of all these TFTs show good 
current saturation bellow 2 V operating voltage, indicates common noble features of the ion-
conducting oxide gate dielectric. 
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Figure 7 a) Output and d) transfer characteristics of the SnO2 TFT with LiInO2 dielectric 
annealed at 5500C, b) Output and e) transfer characteristics of the SnO2 TFT with LiGaO2 
dielectric annealed at 5500C and c) Output and f) transfer characteristics of the SnO2 TFT 
with Li2ZnO2 dielectric annealed at 500
0C with device architecture Al/SnO2/LiInO2/p
+-Si, 
Al/SnO2/LiGaO2/p
+-Si and Al/SnO2/ Li2ZnO2/p
+-Si respectively, under n-channel operation 
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Figure 8: a) Output and c) transfer characteristics of the SnO2 TFT with LiInO2 dielectric 
annealed at 5500C, b) Output and d) transfer characteristics of the SnO2 TFT with LiGaO2 
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dielectric annealed at 5500C with device architecture Al/SnO2/LiInO2/p
+-Si, and 
Al/SnO2/LiGaO2/p
+-Si under p-channel operation 
 
4. Results and discussion 
The effective mobility of the carrier (µ) and sub-threshold voltages (SS) of this TFT is 
calculated from the following equations;  
 
 
 
 
 
Where ID, C, VG, VT are saturation drain current, capacitance per unit area, gate voltage and 
threshold voltage. Since the TFT operation was performed in direct voltage, the capacitance at 
a lower frequency (50 Hz) is taken into account for the calculation of mobility to avoid 
overestimation. The threshold voltage of the device can be calculated by fitting a straight line 
on ID
1/2 vs. VG plot of transfer characteristics. The extracted carrier mobility and threshold 
voltage for n-channel and p-channel operations of TFT1 are 7 cm2 V-1 s-1, 0.2V and 8 cm2 V-1 
s-1, 0.3V respectively. To the best of our knowledge, as an ambipolar transistor, these are the 
highest achieved mobilities among all reported organic/polymer or oxide devices. 
Moreover, those above mobility suggests that there is a balance injection of both types of 
charge carriers (i.e., electron and hole) which is very necessary for CMOS electronics, are not 
commonly found in earlier organic/polymer or inorganic oxide-based ambipolar TFT. In 
addition to carrier mobility, two other parameters determine TFT device quality. One of them 
is the current on/off ratio and the other one is the device’s sub-threshold swing (SS). The 
on/off ratio of the device with n-channel and p-channel operation is 60 and 1.5 x 102, 
respectively. On the other hand, the subthreshold swing of the device is 1.31 V dec-1 (for n-
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channel) and 0.97 V dec-1 (for p-channel), respectively. Again as an ambipolar TFT, these 
on/off ratio are quite high and SS values are significantly low, which are required CMOS 
inverter circuit. In addition to TFT1, TFT2 also shows a very good n-channel behavior with 
electron mobility, on/off ratio and ss values 0.35 cm2 V-1 s-1, 102 and 1.46 V/decade, 
respectively. However, this device show relatively poor p-channel behavior with a hole 
mobility of 0.59, on/off ratio of 2 and ss value of 1.12 V/decade. In contrast, TFT3 shows 
only n-channel behavior with electron mobility of 16 cm2 V-1 s-1, on/off ratio of 103 and SS 
value of 0.41 V/decade which are very good as n-channel transistor but doesn’t show any p-
type transport in the channel. The device parameters of all these TFTs are summarized in 
table-1. The comparative study of these three different TFTs indicates that the device with 
LiInO2 dielectric shows the best ambipolar field-effect transistor behavior with very high 
mobility at the low operating voltage with good on/off ratio and low subthreshold swing. This 
outstanding performance of TFT1 clearly indicates that this combined 
dielectric/semiconductor device architecture great potential to give a big boost of ambipolar 
TFT research. 
To realised this comparative electrical behavior, we proposed a dielectric/semiconductor 
interfacial doping phenomena which has been descrived in Figure 9. As per the earlier report, 
group IIIA elements work as an acceptor of SnO2 semiconductor.
[46] Out of these different 
group IIIA elements, In and Ga have been theoretically predicted to introduce deep acceptor 
with an activation energy of 580 and 760 meV (Figure 9 a) and 9 b)). [47-48] Besides, 
experimental reports also show that the initial addition of In or Ga doping increases the 
resistance of the SnO2 semiconductor by two orders of magnitude. During this period, 
conduction due to electron steeply decreases and hole conduction introduces which reaches 
the peak value for the highest level of doping (~1017/cm2).[47] However, after crossing the 
maximum level of doping concentration, resistivity rapidly decreases and hole conduction 
disappears which is due to the formation of In2O3 or Ga2O3 secondary phases in the SnO2 thin 
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film that works as a pure n-type semiconductor.[47] In our present work, during the annealing 
process of SnO2 semiconductor, In or Ga has been thermally diffused to the SnO2 through the 
SnO2/ion-conducting dielectric interfaces which introduced deep acceptor to the interfacial 
SnO2 (Figure 9 c).
[49] Again, as it is known that the conducting channel of TFT is formed in 
the dielectric/semiconductor interfacial channel of the device.[6, 50] Therefore, this deep 
acceptor introduce hole conduction to the channel of TFT1 and TFT2. As it mentions earlier, 
acceptor activation energy due to In doping is relatively lower than Ga,[47] (Figure 9a) & b)) 
therefore, compared to TFT2, TFT1 shows better hole conduction and shows a more balanced 
electron and hole transport. However, this acceptor doping can not be introduced by group IIB 
Zn atom.[33]. Thus, TFT3 doesn’t show any hole conduction.  
 
 
SnO2
Ea) b) c)
Acceptor level
0
Eg
Ea (In)
E
Eg
0
Acceptor level
Ea (Ga)
p+-Si
LiInO2(or LiGaO2)
Al Al
In : SnO2
(or Ga : SnO2)
SnO2
 
 
Figure 9) Schematic of deep acceptor level with tin oxide (SnO2) for a) In , b) Ga and c) 
schematic presentation of dielectric/semiconductor interfacial doping 
 
 
18 
 
 
Table-1. The summary of different device parameters of three SnO2 TFTs fabricated with 
three different ion-conducting oxide dielectrics 
 
Device 
no. 
Dielectric Dielectric 
Annealed 
temperat
ure 
C 
(nF/cm2) 
at 50 Hz 
VTh 
(V) 
ON/OFF 
 
Subthreshold 
swing (SS) 
(V/decade) 
Mobility (  
(cm2 V-1 sec-
1) 
1. LilnO2 (n-
operation) 
550 oC 478 0.2 60 1.31 7 
2. LilnO2(p-
operation) 
550 oC 478 0.3 1.5 x 102 0.97 8 
3. LiGaO2 (n-
operation) 
550 oC 350 -0.4 102 1.46 0.35 
4. LiGaO2 (p-
operation) 
550 oC 350 1.1 2 1.12 0.59 
5. Li2ZnO2 (n-
operation) 
500 oC 312 0.3 103 0.41 16 
 
To verify the applicability of this SnO2 based TFTs for CMOS circuit, an inverter was built by 
connecting two TFT1 side-by-side with identical channel dimensions for both TFTs (L=0.2 
mm, W=23.6 mm). In this inverter, the gate electrodes of both TFTs are common that serves 
as the input terminal Vin as shown in Figure 10. Figures 11 a) and b) represents the inverter 
characteristic at supply drain voltage VD of + 1 V and -1V, respectively. When the supply 
voltage VD was kept +1 V, Vin was varied from 0 to 2.0 V. Under this condition, TFT1 works 
as a p-channel transistor of a regular CMOS inverter while TFT2 operates as the n-channel 
device. Therefore, in positive gate bias, TFT1 operates in depletion mode and doesn’t conduct 
current that results in a high Vout. As a result of this biasing, inverter works in the first 
quadrant and the output voltage Vout vs. Vin plot exhibit a maximum gain of 13 which is 
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GND 
VIN VOUT 
VD 
VS 
Ambipolar 
FET 
Ambipolar 
FET 
shown in Figure 11 c). On the other hand, if the VD is biased with -1 V and Vin varies from 0 
to -2.0 V (Figure 11 d), the inverter works with a gain of 12 which is represented in the third 
quadrant with n- and p-channel function exchanged between the two devices. The most 
advantageous side of this study is its low operating voltage with its reasonably good gain. As 
it was shown, this inverter needs only │VD│= 1.0 V whereas, │Vin│ needs to vary from 0 to 
2.0 V. Performance of such a solution-processed low operating inverter is rarely reported in 
literature.[51] 
 
  
 
 
 
 
 
 
 
 
 
Figure 10) Schematic demonstration of the electrical networks for the inverter based on two 
identical ambipolar transistors 
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Figure 11) Inverter characteristics for a) first and b) third quadrants with supply 
voltages (VDD) of ±1 V, respectively and corresponding gain of the complementary 
inverter c) first and d) third quadrants under the supply voltages (VDD) of ±1 V. 
 
 
4. Conclusion 
 
In summary, LiInO2 and LiGaO2 ion-conducting oxide gate dielectrics those containt trivalent 
In and Ga respectively, have been developed by a low-cost solution-processed technique and 
successfully used as a gate dielectric for oxide-based ambipolar TFT. The optical property of 
LiInO2 and LiGaO2 thin films shows the films are highly transparent in the visible region with 
optical band gap of 3.6 and 5.5 eV respectively.  The electrical conductivity of these dielectric 
thin films show the insulating nature which is a very essential condiction for using these ion-
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conducting oxide thin films as gate dielectric of  TFT. During semiconductor (SnO2) thin film 
fabrication on top of the ionic dielectric, those trivalent atoms allow p- doping to the 
interfacial SnO2 layer to introduce the hole conduction in channel of TFT which has been 
identified with a reference TFT with Li2ZnO2 dielectric. Our comparative electrical data 
reveal that TFTs with LilnO2 and LiGaO2 dielectric are ambipolar in nature. However, TFT 
with LiInO2 dielectric shows better performance with 1.0V operation voltage. This LiInO2 
dielectric based 1.0 V TFT shows balanced ambipolar TFT behavior with a high electron and 
hole mobility values of 7 cm2 V-1 s-1and 8 cm2 V-1 s-1 respectively with an on/off ratio >102 for 
both operations which has been utilized for low-voltage CMOS inverter fabrication. Overall, 
this new technique of low operating volatage ambipoalr oxide TFT fabrication open up a new 
direction for developing high performance ambipolar TFT.  
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